Serial No.: 09/924,620 Attorney Docket No.: 2001P04227US01

RECEIVED CENTRAL FAX CENTER

PAGE 05/08

JUL 07 2006

<u>REMARKS</u>

Upon entry of the instant Amendment, Claims 1-10, 12, 14, and 19-20 are pending. Claims 1, 5, 12, 14, and 19 have been amended to more particularly point out. Applicants invention.

Claims 1-10, 12, 14, and 16-20 have been rejected under 35 U.S.C. 103 as being unpatentable over Paradine et al., U.S. Patent No. 6,049,565 ("Paradine") in view of Hirata, U.S. Patent No. 5,327,391 ("Hirata"). Applicants respectfully submit that the claimed invention is not taught, suggested or implied by Hirata or Paradine, either singly or in combination.

As discussed in the Specification, the present invention relates to a system and method for rate adjustment. A rate adjustment system according to an embodiment of the invention includes a first jitter buffer pair and a second buffer pair. The buffers in the first and second jitter buffer pairs are swapped to effect a rate adjustment. In particular, the buffers in the pairs are alternately filled at a first clock rate and emptied at a second. The swapping occurs simultaneously at the second clock rate.

Thus, claim 1 has been amended to recite "wherein said first or second jitter buffers alternately fill at said first clock frequency and empty at said second clock frequency, and said third or fourth jitter buffers alternately fill at said second clock frequency and empty at said first clock frequency, wherein alternation between said first and second jitter buffers and said third and fourth jitter buffers occurs simultaneously at said second clocking frequency;" claim 5 has been amended to recite "wherein said third or fourth jitter buffers alternately fill at said second clock frequency and empty at said first clock frequency, wherein alternation between said third and fourth jitter buffers occurs simultaneously with said alternation between said first and second jitter buffers at said second clock frequency;" claim 12 has been amended to recite "switching between using said third or fourth jitter buffers at said second clock rate;" claim 14 has been amended to recite "switching between using said first or second jitter buffers at said second clock rate;" claim 14 has been amended to recite "switching between using said third or fourth jitter buffers

Serial No.: 09/924,620 Attorney Docket No.: 2001P04227US01

simultaneously with said switching between using said first or second jitter buffers at said second clock rate;" and claim 19 has been amended to recite "wherein ones of said pairs of first or second jitter buffers are swapped simultaneously according to a clock by which said ones of said pairs of first or second jitter buffers are filled or emptied."

In contrast, as discussed in response to the previous Official Action, and contrary to the suggestion in the Official Action, neither reference relates to simultaneously swapping pairs of buffers as generally recited in the claims at issue.

As an initial matter, Applicants note that Paragraph 4 of the Official Action appears to suggest that Paradine is not relied on to show alternation or swapping of the buffers.

However, Applicants note that Paragraph 3 of the Official Action, at page 3, reproduced below, states

Paradine et al teach. . .

Wherein the first or second jitter buffers (320 double buffer for audio IN path) alternately fill at a first clock frequency (sampling clock via 305 CODEC circuitry block) and empty at a second clock frequency *(clock on DSP side for network interface)(See Col. 4, lines 27-50),

Wherein alternation between the first and second litter buffers occurs at the second clock frequency (CCITT G.711 format 8 ms frame for DSP/network interface, See Col. 5, lines 55-65).

Thus it is unclear to Applicants what precisely Paradine is being relied upon to teach (i.e., alternation or swapping of double buffers; or the mere existence in the art of double buffers?). If Paradine is not being relied upon to allegedly teach alternation, Applicants agree that Paradine does not, in fact, teach, suggest, or imply, inter alia, such limitations. However, if Paradine is being relied upon to teach alternation, Applicants respectfully disagree.

As discussed in response to the previous Official Action, while Paradine provides a double buffer 320 and a double buffer 330, the halves of the double buffers are never alternated or swapped. Instead, samples are passed into one half of the buffer and read out of the other. No swapping of halves occurs.

Paragraph 4 of the Official Action further states that one cannot show nonobviousness by attacking references individually where, as here the rejection is based Serial No.: 09/924,620 Attorney Docket No.: 2001P04227US01

on combinations of references. Applicants respectfully submit, however, that where, as here, a reference does not teach the matter asserted, reliance on that reference is improper and, at the very least, goes to whether the references are properly combined.

Applicants respectfully submit that Hirata similarly fails to disclose simultaneously switching individual ones of pairs of buffers according to a same frequency, as generally recited in the claims at issue. As discussed above, according to embodiments of the present invention, one pair of buffers operates in a first "direction" and the other operates in a second "direction." That is, the first pair is filled at a first clock and emptied at a second clock rate. The second pair is filled at the second clock rate and emptied at the first. The individual buffers in the pairs are simultaneously swapped at the second clock rate. Thus, both oppositely directed pairs are swapped according to the same clock rate.

In contrast, Hirata provides a first data memory 24-1 and a second data memory 24-2. Usage of the first and second data memories is governed by selector 23. First generating circuit 21 provides input to write in counters 25-1 and 25-2 and 2nd signal generating circuit provides input to read-out counters 26-1 and 26-2. Nevertheless, Hirata nowhere provides for oppositely directed pairs of jitter buffers to be simultaneously swapped at a common clock rate. Hirata is merely unidirectional. Thus, even if combined with Paradine, the result would be different selectors operating in different clock domains, which could not achieve the simultaneous swapping or alternation as generally recited in the claims at issue. That is, the selection of buffers would be done at different clocks, as opposed to the present invention, in which swapping occurs at a same clock rate.

As such, the Examiner is respectfully requested to reconsider and withdraw the rejection of the claims.

For all of the above reasons, Applicants respectfully submit that the application is in condition for allowance, which allowance is earnestly solicited.

Serial No.: 09/924,620

Attorney Docket No.: 2001P04227US01

PLEASE MAIL CORRESPONDENCE TO:

Siemens Corporation Customer No. 28524

Attn: Elsa Keller, Legal Administrator

170 Wood Avenue South

Iselin, NJ 08830

Respectfully submitted.

Anand Sethuraman, Reg. No. 43,351

Attorney(s) for Applicant(s) Telephone: 650-943-7554

Date: 7/7/06